Claim Amendments

1. (Previously Amended) A dynamic circuit having an evaluation phase, the dynamic circuit comprising:

a node;

at least one nMOSFET to conditionally pull the node LOW during the evaluation phase; and

a conditional keeper comprising

a NAND gate having a first input port connected to the node and an output port; and

a first pMOSFET having a gate connected to the output port of the NAND gate and having a drain connected to the node.

2. (Original) The dynamic circuit as set forth in claim 2, further comprising:

an inverter having an input port and an output port; and

a second pMOSFET having a gate connected to the output port of the inverter and having a drain connected to the node;

wherein the first pMOSFET is sized larger than the second pMOSFET.

3. (Original) The dynamic circuit as set forth in claim 2, the NAND gate further comprising:

a second input port, wherein the conditional keeper provides a keeper function for the node only if the second input port of the NAND gate is held HIGH.

4. (Original)   The dynamic circuit as set forth in claim 1, the NAND gate further

comprising:

a second input port, wherein the conditional keeper provides a keeper function for

the node only if the second input port of the NAND gate is held HIGH.

5. (Previously Amended) A dynamic circuit comprising:

a node having a voltage;

a pullup transistor to pull the node HIGH;

a network comprising at least one transistor to conditionally pull the node LOW if

the pullup transistor is OFF;

a NAND gate having a first input port responsive to the node voltage, having an

output port with a voltage, and having a second input port; and

a first transistor responsive to the output port voltage of the NAND gate to pull

the node HIGH only if the second input port of the NAND gate is HIGH.

6. (Original)   The dynamic circuit as set forth in claim 5, further comprising:

an inverter coupled to the node; and

.a second transistor coupled to the inverter and the node to provide a keeper

function.

7. (Original)   The dynamic circuit as set forth in claim 6, wherein the first transistor is

sized larger than the second transistor.

8. (Original) A dynamic circuit having a normal operating condition and a burn-in condition, the dynamic circuit comprising:

a node having a voltage;

a network comprising at least one transistor to conditionally pull the node LOW;

a logic gate having a first input port responsive to the node voltage, a second input port, and an output port having a voltage;

a first transistor responsive to the output port voltage of the logic gate, and coupled to the node; and

wherein the first transistor and the logic gate provide a keeper function to the node if and only if the second input port of the logic gate is at a voltage indicative of the dynamic circuit being in the burn-in condition.

9. (Original) The dynamic circuit as set forth in claim 8, wherein the first transistor is a pMOSFET having a gate connected to the output port of the logic gate and a drain connected to the node.

10. (Original) The dynamic circuit as set forth in claim 9, wherein the logic gate is a NAND gate.

11. (Currently Amended) The dynamic circuit as set forth in claim 10, further comprising:

a second transistor coupled to the node; and

an inverter coupled to the second transistor and the node, so that the combination

of the second transistor and the inverter provide a keeper function to the node.

---

12. (Original) The dynamic circuit as set forth in claim 11, wherein the first transistor is

sized larger than the second transistor.

---

13. (Currently Amended) The dynamic circuit as set forth in claim 8, further comprising:

a second transistor coupled to the node; and

an inverter coupled to the second transistor and the node, so that the combination

of the second transistor and the inverter provide a keeper function to the node.

---

14. (Original) The dynamic circuit as set forth in claim 13, wherein the first transistor is

sized larger than the second transistor.

15. (Previously Added)   The dynamic circuit as set forth in claim 1, the first

pMOSFET further comprising a source, the dynamic circuit further comprising:

a power rail connected to the source of the first pMOSFET.

16. (Previously Added)   The dynamic circuit as set forth in claim 15, further

comprising:

an inverter having an input port and an output port; and

a second pMOSFET having a gate connected to the output port of the inverter and

having a drain connected to the node;

wherein the first pMOSFET is sized larger than the second pMOSFET.

17. (Previously Added)   The dynamic circuit as set forth in claim 16, the NAND gate further comprising:

a second input port, wherein the conditional keeper provides a keeper function for the node only if the second input port of the NAND gate is held HIGH.

18. (Previously Added)   The dynamic circuit as set forth in claim 5, further comprising:

a power rail, wherein the first transistor is coupled to the power rail to provide a low impedance path between the node and the power rail if ON.

19. (Previously Added)   The dynamic circuit as set forth in claim 18, further comprising:

an inverter coupled to the node; and

a second transistor coupled to the inverter and the node to provide a keeper function.

20. (Previously Added)   The dynamic circuit as set forth in claim 19, wherein the first transistor is sized larger than the second transistor.

21. (Previously Added)   The dynamic circuit as set forth in claim 8, further comprising:

a power rail, wherein the first transistor is coupled to the power rail to provide a

low impedance path between the node and the power rail if ON.

22. (Previously Added)   The dynamic circuit as set forth in claim 21, wherein the

first transistor is a pMOSFET having a gate connected to the output port of the logic gate

and a drain connected to the node.

23. (Previously Added)   The dynamic circuit as set forth in claim 22, wherein the

logic gate is a NAND gate.

24. (Previously Added)   A dynamic circuit having an evaluation phase, the dynamic

circuit comprising:

      a node;

      a power rail;

      at least one nMOSFET to conditionally pull the node LOW during the evaluation

phase; and

      a conditional keeper comprising

            a logic gate having a first input port connected to the node and an output

port; and

            a first pMOSFET having a gate connected to the output port of the NAND

gate, a drain connected to the node, and a source connected to the power rail